FIG. 1






FIG. 2

WW 2 3 4 5 6 WW 8 9 10 11 12	↑ 	W 2-1 3-1 4-1 5-1 6-1 WW 8-7 9-7 10-7 11-7 12-7
(a) INPUT IMAGE DATA	(b) DATA TO BE STORED IN MEMORY	(c) OUTPUT IMAGE DATA

Д Д Д Ы Д Д Д Д Д (d) I/P IDENTIFICATION I INFORMATION








FIG. 7

INDEX	ADDRESS IN WHICH FRAME HEADER IS STORED	
1	xxxxh	
. 2	xxxxh	
3	xxxxh	
4	xxxxh	
/	xxxxh	
7	xxxxh	
	xxxxh	
2024	xxxxh	





FIG. 9


INDEX NUMBER IN SUB-BANK	STORED DATA	
1	I1	
2	P11	
3	P12	
4	P13	
5	I2	
6	P21	
7	P22	
8	P23	
9	I3	
10	P31	
11	P32	
12	P33	



MICROCOMPUTER

FPGA

FIG. 11




ſ	~		
	D3	Q	
	C3	O	1881
	B3	В	1887
	A3	А	
	D2	Q	NAX/X
	C2	. O	1/8/8/
,	B2	В	188/
	A2	A	188/1
1//7/	101/11	D	X/XX
4///	151/12	<u> </u>	NING!
	XXXX	В	JANN.
	11/104/	A	WW.
(a) INPUT	IMAGE DATA L	(b) CAMERA NUMBER	(c) DATA TO BE STORED IN MEMORY

Д

A2-A1|B2-B1|C2-C1|D2-D1|A3-A1|B3-B1|C3-C1

(d) OUTPUT IMAGE DATA (M) ((a)-(c))

(d) I/P IDENTIFICATION INFORMATION



// A2-A1 | B2-B1 | C2-C1 | D2-D1 | A3-A1 | B3-B1 | C3-C1 | D3-D1 (a) INPUT IMAGE DATA

Ω A IDENTIFICATION INFORMATION (b) CAMERA NUMBER

(d) DATA TO BE STORED IN MEMORY

B3 B2 (e) OUTPUT IMAGE DATA ((a)+(d))

